SFCF2048H1BO2TO-I-M0-523-SMA【PDF 49/101 页】FLASH SLC UDMA/MDMA/PIO 2G

您好，
买卖IC网欢迎您。
请登录
免费注册

45页 46页 47页 48页 [49页]50页 51页 52页 53页

Table 45: Memory Mapped Decoding

- REG

A10 A9 to A4

A3

A2

A1

A0

Offset

- OE=0

- WE=0

1

1

1

1

1

1

1

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

0

0

0

0

0

1

1

X

X

X

X

X

X

X

X

X

X

X

X

X

X

X

0

0

0

0

0

0

0

0

1

1

1

1

1

X

X

0

0

0

0

1

1

1

1

0

0

1

1

1

X

X

0

0

1

1

0

0

1

1

0

0

0

1

1

X

X

0

1

0

1

0

1

0

1

0

1

1

0

1

0

1

0h

1h

2h

3h

4h

5h

6h

7h

8h

9h

Dh

Eh

Fh

8h

9h

Even Data Register

Error Register

Sector Count Register

Sector Number Register

Cylinder Low Register

Cylinder High Register

Select Card/Head Register

Status Register

Dup. Even Data Register

Dup. Odd Data Register

Dup. Error Register

Alternate Status Register

Drive Address Register

Even Data Register

Odd Data Register

Even Data Register

Feature Register

Sector Count Register

Sector Number Register

Cylinder Low Register

Cylinder High Register

Select Card/Head Register

Command Register

Dup. Even Data Register

Dup. Odd Data Register

Dup. Feature Register

Device Control Register

Reserved

Even Data Register

Odd Data Register

8.3 Contiguous I/O Mapped Addressing

When the system decodes a contiguous block of I/O registers to select the Card, the registers are accessed in the

block of I/O space decoded by the system as shown in Table 46 .

As for the Memory Mapped Addressing, register 0 is accessed with – CE1 Low and – CE2 Low (and A0 don’t Care) as a

Word register on the combined Odd and Even Data Bus (D15 to D0). This register may also be accessed with – CE1

Low and – CE2 High, by a pair of Byte accesses to offset 0. The address space of this Word register overlaps the

address space of the Error and Feature Byte-wide registers at offset 1. When accessed twice as Byte register with –

CE1 Low, the first Byte is the even Byte of the Word and the second is the odd Byte. A Byte access to register 0 with

– CE1 High and – CE2 Low accesses the error (read) or feature (write) register.

Registers at offset 8, 9 and D are non-overlapping duplicates of the registers at offset 0 and 1. Register 8 is

equivalent to register 0, while register 9 accesses the odd Byte. Therefore, if the registers are Byte accessed in the

order 9 then 8 the data will be transferred odd Byte then even Byte. Repeated Byte accesses to register 8 or 0 will

access consecutive (even than odd) Bytes from the data buffer. Repeated Word accesses to register 8, 9 or 0 will

access consecutive Words from the data buffer, however repeated Byte accesses to register 9 are not supported.

Repeated alternating Byte accesses to registers 8 then 9 will access consecutive (even then odd) Bytes from the

data buffer.

Table 46: Contiguous I/O Decoding

- REG

0

0

0

0

0

0

0

0

0

0

0

0

0

A10 to A4

X

X

X

X

X

X

X

X

X

X

X

X

X

A3

0

0

0

0

0

0

0

0

1

1

1

1

1

A2

0

0

0

0

1

1

1

1

0

0

1

1

1

A1

0

0

1

1

0

0

1

1

0

0

0

1

1

A0

0

1

0

1

0

1

0

1

0

1

1

0

1

Offset

0h

1h

2h

3h

4h

5h

6h

7h

8h

9h

Dh

Eh

Fh

- IORD=0

Even Data Register

Error Register

Sector Count Register

Sector Number Register

Cylinder Low Register

Cylinder High Register

Select Card/Head Register

Status Register

Dup. Even Data Register

Dup. Odd Data Register

Dup. Error Register

Alternate Status Register

Drive Address Register

- IOWR=0

Even Data Register

Feature Register

Sector Count Register

Sector Number Register

Cylinder Low Register

Cylinder High Register

Select Card/Head Register

Command Register

Dup. Even Data Register

Dup. Odd Data Register

Dup. Feature Register

Device Control Register

Reserved

Swissbit AG

Industriestrasse 4

Swissbit reserves the right to change products or specifications without notice.

Revision: 1.20

CH-9552 Bronschhofen

Switzerland

www.swissbit.com

industrial@swissbit.com

C-320_data_sheet_CF-HxBO_Rev120.doc

Page 49 of 101

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

我的联系方式

*

*

*

相关PDF资料

SFCF4096H4BK2SA-I-QT-553-SMA FLASH SLC UDMA/MDMA/PIO 4G

SFCF64GBH2BU4TO-I-NU-517-STD FLASH SLC UDMA/MDMA/PIO 64GB

SFN08B4702CBQLF7 RES ARRAY 47K OHM 7 RES 8-DFN

SFP1050-12BG FRONT END AC/DC 1050W 12V

SFP450-12BG PWR SUP 450W 12V 36.6A W/STANDBY

SFSD1024N1BN1TO-I-DF-151-STD FLASH MICRO SD CARD IND S-200 1G

SFSD2048L1BN2TO-I-DF-151-STD FLASH SECURE DGTL CARD SD 2G

SFSD4096L1BN2TO-I-Q2-141-STD FLASH SECURE DGTL CARD SDHC 4G

相关代理商/技术参数

SFCF2048H1BO2TO-I-M0-533-ZP1 制造商:SWISSBIT NA INC 功能描述:FLASH

SFCF2048H1BO2TO-I-M0-543-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH

SFCF2048H2BU2TO-C-MS-527-STD 制造商:SWISSBIT NA INC 功能描述:FLASH

SFCF2048H2BU2TO-I-MS-517-STD 功能描述:FLASH SLC UDMA/MDMA/PIO 2GB RoHS:是类别:存储卡，模块 >> 存储器，PC 卡系列:C-440 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?

SFCF2048H2BU2TO-I-MS-527-STD 制造商:SWISSBIT NA INC 功能描述:FLASH

SFCF2048H4BK1SA-C-QT-553-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH

SFCF2048H4BK1SA-I-QT-553-SMA 功能描述:FLASH SLC UDMA/MDMA/PIO 2G RoHS:是类别:存储卡，模块 >> 存储器，PC 卡系列:C-300 标准包装:30 系列:- 存储容量:8GB 存储器类型:存储卡 - Extreme III SD?

SFCF2048H4BK2SA-C-DS-553-SMA 制造商:SWISSBIT NA INC 功能描述:FLASH SLC UDMA/MDMA/PIO 2G